UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/560,687	12/14/2005	Francesco Pessolano	NL 030671	1945
65913 NXP, B.V.	7590 09/08/200	EXAMINER		
NXP INTELLE	ECTUAL PROPERTY	HUYNH, PHUONG		
M/S41-SJ 1109 MCKAY	DRIVE	ART UNIT	PAPER NUMBER	
SAN JOSE, CA	95131	2857		
			NOTIFICATION DATE	DELIVERY MODE
			09/08/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)		
10/560,687	PESSOLANO ET AL.		
Examiner	Art Unit		

	FIIOONG HOTNII	2037	
The MAILING DATE of this communication appe	ars on the cover sheet with the c	correspondence add	ress
THE REPLY FILED <u>07 August 2008</u> FAILS TO PLACE THIS AF	PPLICATION IN CONDITION FOR	ALLOWANCE.	
1. The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following rapplication in condition for allowance; (2) a Notice of Appe for Continued Examination (RCE) in compliance with 37 C periods:	eplies: (1) an amendment, affidavi al (with appeal fee) in compliance	t, or other evidence, w with 37 CFR 41.31; or	hich places the (3) a Request
a) The period for reply expiresmonths from the mailing	date of the final rejection.		
b) The period for reply expires on: (1) the mailing date of this Adno event, however, will the statutory period for reply expire la Examiner Note: If box 1 is checked, check either box (a) or (I MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f	ter than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE).	g date of the final rejection FIRST REPLY WAS FI	on. LED WITHIN TWO
Extensions of time may be obtained under 37 CFR 1.136(a). The date of have been filed is the date for purposes of determining the period of extra under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the siset forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	ension and the corresponding amount on tened statutory period for reply origi	of the fee. The appropria nally set in the final Offic	ate extension fee e action; or (2) as
2. The Notice of Appeal was filed on . A brief in compl	iance with 37 CFR 41.37 must be t	filed within two month:	s of the date of
filing the Notice of Appeal (37 CFR 41.37(a)), or any exten Notice of Appeal has been filed, any reply must be filed wi AMENDMENTS			e appeal. Since a
3. The proposed amendment(s) filed after a final rejection, b	ut prior to the date of filing a brief,	will not be entered be	cause
(a) They raise new issues that would require further con	•	ΓE below);	
(b) They raise the issue of new matter (see NOTE below	•		
(c) They are not deemed to place the application in bett	er form for appeal by materially red	ducing or simplifying the	ne issues for
appeal; and/or (d) ☐ They present additional claims without canceling a c	orresponding number of finally reje	acted claims	
NOTE: (See 37 CFR 1.116 and 41.33(a)).	orresponding number of finding reje	otod olamio.	
4. The amendments are not in compliance with 37 CFR 1.12	1 See attached Notice of Non-Co.	mpliant Amendment (PTOI -324)
5. Applicant's reply has overcome the following rejection(s):		mphane / monamone (102 02 1/1
6. Newly proposed or amended claim(s) would be allo		imely filed amendmer	nt canceling the
non-allowable claim(s).		ory mod amoramor	it carrooming the
7. For purposes of appeal, the proposed amendment(s): a) [how the new or amended claims would be rejected is prov The status of the claim(s) is (or will be) as follows:		l be entered and an e	xplanation of
Claim(s) allowed:			
Claim(s) objected to:			
Claim(s) rejected: Claim(s) withdrawn from consideration:			
AFFIDAVIT OR OTHER EVIDENCE			
8. The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).			
9. The affidavit or other evidence filed after the date of filing a entered because the affidavit or other evidence failed to or showing a good and sufficient reasons why it is necessary	vercome <u>all</u> rejections under appea	al and/or appellant fail	s to provide a
10. The affidavit or other evidence is entered. An explanation	of the status of the claims after er	ntry is below or attach	ed.
REQUEST FOR RECONSIDERATION/OTHER			
 11. The request for reconsideration has been considered but See Continuation Sheet. 12. Note the attached Information Displaceure Statement(s) 		i condition for allowan	ce because:
12. ☐ Note the attached Information <i>Disclosure Statement</i>(s). (13. ☐ Other:	- 10/30/00) Fapel NO(S)		
/Eliseo Ramos-Feliciano/			
Supervisory Patent Examiner, Art Unit 2857			

Continuation of 11. does NOT place the application in condition for allowance because: Regarding claim 1 (Previously was AMENDED), Applicant argues that Buer's COMPARE CIRCUIT 28 does not compare receipt of the output of the duplicate logic path to the receipt of the clock signal in order to produce the timing closure signal as in the claimed invention [see Applicant's Remarks: Page 9, lines 4-7].

Accordingly, as disclosed in Buer, col. 4, lines 10-30, for example, that "he output from the critical path generation circuit 12 and the output of the known path generation circuit 14 are then sent to a comparator circuit 28. The two output signals will be compared by the comparator circuit 28. The known generation path will operate at a much faster rate than the critical path generation circuit 12 since there is very little delay caused by the logic buffer 22. If the two output signals are the same, then the critical path generation circuit 12 is functioning properly. However, if the two signals are different, then the critical path generation circuit 12 is beginning to fail. The comparison is then decoupled by the comparator circuit 28 from the registers 18 and 26 to ensure that there are no meta-stable events in the results. In accordance with one embodiment of the present invention, the decoupling is accomplished through the use of a flip flop. The result of the comparison is then recorded by a counting mechanism within the comparator circuit 28. After a predetermined number of mismatches (i.e., one or more depending on the desire of the user), the comparator circuit 28 will generate a frequency error signal. The counter mechanism of the comparator circuit is used to ensure that the circuit 10 is not continuously causing errors in the system.

Therefore, Buer discloses the claimed "monitoring circuit arranged to receive an output signal from the duplicate logic path, to compare receipt of the output signal relative to receipt of the clock signal, and to provide an output signal indicative of the status of the timing closure in the logic path being monitored".

***Regarding claim 11, Applicant argues that "the cited portions of Buer teach that buffer 22 are not part of critical logic path 20" [see Applicant's Remarks: Page 9, lines 9-18].

Accordingly, Buer discloses in col. 4, lines 9-17, that "The use of an inverting buffer 22A or a non-inverting buffer 22B is based on whether the critical path logic circuit 20 is inverting or non-inverting....". Therefore, Buer meets the claimed "buffer" as recited in claim 11.

****Regarding claims 14 and 16, Applicant argues that Buer does not disclose "the timing closure violation signal is supplied to a second timing closure monitoring closure monitoring circuits (claim 14)", and "one or more further timing closure monitoring circuits (claim 16" [see Applicant's Remarks: Page 9, lines 20-32].

Buer discloses in col. 4, lines 3-58, that "he frequency error signal generated by the comparator circuit 28 is then sent to a protection circuit 30. The protection circuit 30 has an input coupled to an output of the comparator circuit 28 and an output coupled to an integrated circuit (IC) chip (not shown) for sending a signal to disable the IC chip when the critical path logic circuit 20 begins to fail. In accordance with one embodiment of the present invention, the protection circuit 30 is comprised of a first flip-flop 32 having a first input D coupled to the output of the comparator circuit 28 and a second input coupled to the clock signal CLK for receiving the frequency error signal outputted by the comparator circuit 28. A second flip flop 34 is further provided and has a first input D coupled to an output Q of the first flip flop 32 and a second input coupled to the clock signal CLK. The second flip flop 34 is used for decoupling the frequency error signal to ensure that there are no meta-stable events. A third flip flop 36 is further provided and has an enable input E coupled to an output Q of the second flip flop 34. The third flip flop 36 is used for sending an internal reset signal to disable an IC chip and for continuing to disable the IC chip until a reset signal RST.sub.-- L is sent to the third flip flop 36 to reset and clear the third flip flop 36. Thus if an IC chip is running at a higher frequency than it is suppose to (i.e., failure of the critical path logic circuit 20), the protection circuit 30 will disable the IC chip until the flip flop 36 is reset. Thus at high frequencies, the IC chip cannot run and generate unknown results".

Therefore, Buer discloses the claimed "the timing closure violation signal [freq error] is supplied to a second timing closure monitoring circuit [30] on the integrated circuit, the first and second timing closure monitoring circuits generating a serial interrupt signal".

*******Regarding claims 3-6, 8-9, 21-23, 25, and 26 (103 rejections), Applicant argues that "The Examiner asserts that the skilled artisian would be motivated to modify Buer, in some manner which the Examiner does not disclose, in order to "provide an unchanged select signal pulse width. As cited portions of Buer do not mention any selection signal having pusle width" [see Applicant's Remarks: page 10].

Accordingly, This is immaterial. As recited in the Final Office Action, that It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to modify the invention of Buer to include the method, as taught by Chuang, to provide an unchanged select signal pulse width [see Chuang: Paragraphs [0040] and [0046]]". It is Chang who teaches "an unchanged select signal pulse width". Further, Chang's invention is in field of endeavor as required in 103 rejection.